Fix: allow higher i2s speed
This commit is contained in:
parent
b67bd96067
commit
49902856bd
2 changed files with 3 additions and 1 deletions
|
@ -306,7 +306,7 @@ struct HUB75_I2S_CFG
|
||||||
bool clkphase;
|
bool clkphase;
|
||||||
|
|
||||||
// Minimum refresh / scan rate needs to be configured on start due to LSBMSB_TRANSITION_BIT calculation in allocateDMAmemory()
|
// Minimum refresh / scan rate needs to be configured on start due to LSBMSB_TRANSITION_BIT calculation in allocateDMAmemory()
|
||||||
uint8_t min_refresh_rate;
|
uint16_t min_refresh_rate;
|
||||||
|
|
||||||
// struct constructor
|
// struct constructor
|
||||||
HUB75_I2S_CFG(
|
HUB75_I2S_CFG(
|
||||||
|
|
|
@ -266,6 +266,8 @@ Modified heavily for the ESP32 HUB75 DMA library by:
|
||||||
_div_num = 4;
|
_div_num = 4;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
_div_num = 1;
|
||||||
|
|
||||||
///auto _div_num = 80000000L/freq;
|
///auto _div_num = 80000000L/freq;
|
||||||
|
|
||||||
ESP_LOGD("ESP32", "i2s pll_d2_clock clkm_div_num is: %u", _div_num);
|
ESP_LOGD("ESP32", "i2s pll_d2_clock clkm_div_num is: %u", _div_num);
|
||||||
|
|
Loading…
Add table
Reference in a new issue