ScStw/ESP32-HUB75-MatrixPanel-DMA
2
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

revert

Browse source
This commit is contained in:
mrcodetastic 2024-07-19 07:27:54 +01:00
parent 41cff62e42
commit c55ea57458
2 changed files with 2 additions and 22 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/ESP32-HUB75-MatrixPanel-I2S-DMA.h
View file

@ -257,7 +257,7 @@ struct HUB75_I2S_CFG
HZ_10M = 8000000,
HZ_15M = 16000000, // for compatability
HZ_16M = 16000000,
HZ_20M = 16000000 // for compatability
HZ_20M = 20000000 // for compatability
};
//

20
src/platforms/esp32s3/gdma_lcd_parallel16.cpp
View file

@ -58,16 +58,6 @@
return true;
}
// LCD end of transaction interrupt
static void IRAM_ATTR lcd_isr(void* arg) {
LCD_CAM.lc_dma_int_clr.lcd_trans_done_int_clr = 1;
previousBufferFree = true;
}
lcd_cam_dev_t* getDev()
{
return &LCD_CAM;
@ -269,21 +259,11 @@
gdma_set_transfer_ability(dma_chan, &ability);
// Enable DMA transfer callback
/*
static gdma_tx_event_callbacks_t tx_cbs = {
// .on_trans_eof is literally the only gdma tx event type available
.on_trans_eof = gdma_on_trans_eof_callback
};
gdma_register_tx_event_callbacks(dma_chan, &tx_cbs, NULL);
*/
//
// Enable Transaction Done interrupt
LCD_CAM.lc_dma_int_ena.lcd_trans_done_int_ena = 1;
// Allocate a level 1 intterupt: lowest priority, as ISR isn't urgent and may take a long time to complete
esp_intr_alloc(ETS_LCD_CAM_INTR_SOURCE, (int)(ESP_INTR_FLAG_IRAM | ESP_INTR_FLAG_LEVEL1), lcd_isr, NULL, NULL);
// This uses a busy loop to wait for each DMA transfer to complete...