Change start sequence and start button ISR so that is not blocking the loop for about 3sec #7

Open
opened 2018-07-09 09:01:46 +02:00 by Fenoglio · 1 comment
Fenoglio commented 2018-07-09 09:01:46 +02:00 (Migrated from git.dorian.im)

the current implementation of the start sequence is blocking the state loop for full time (about 3secs) because of pause handling (wait()) . This is not as it should work.
If the falsestart button ISR is handling the 3100ms delay (start sequnce duration) itself (isnstead of using the states)
AND
If the start sequnece is changed to use interrupt based timing OR tone pause function
this could be fixed that way the start sequnce is not blocking the loop.

Maybe there is no need to use timer interrupts if the falsestart ISR is handling the 3100ms start sequnce length itsself.

the current implementation of the start sequence is blocking the state loop for full time (about 3secs) because of pause handling (wait()) . This is not as it should work. If the falsestart button ISR is handling the 3100ms delay (start sequnce duration) itself (isnstead of using the states) AND If the start sequnece is changed to use interrupt based timing OR tone pause function this could be fixed that way the start sequnce is not blocking the loop. Maybe there is no need to use timer interrupts if the falsestart ISR is handling the 3100ms start sequnce length itsself.
Fenoglio commented 2018-07-09 09:24:56 +02:00 (Migrated from git.dorian.im)

changed the description

changed the description
This repo is archived. You cannot comment on issues.
No labels
Doing
To Do
No milestone
No project
No assignees
1 participant
Due date
The due date is invalid or out of range. Please use the format "yyyy-mm-dd".

No due date set.

Dependencies

No dependencies set.

Reference: dorian/speedclock#7
No description provided.